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Abstract—We present a modeling framework for high-speed
coupled channels, which allows for the simulation of millions of
bits in few seconds. The modeling approach extends the stan-
dard IBIS-AMI by including common-mode signals. Further, an
expansion of the transient responses at both driver and receiver
ports into hierarchical basis functions allows to easily represent
long-term memory effects due to the possibly slow dynamics
of pre-emphasis blocks. Numerical experiments demonstrate the
high accuracy and efficiency of the proposed technique.
I. INTRODUCTION
The objective of this work is to present a novel high-
speed serial link simulation method, whose objective is the
evaluation of the transient waveforms at the receiver input due
to switching signals comprising millions of bits, in just few
seconds. This task is nowadays considered as a commodity
in modern commercial channel simulation tools adopting the
IBIS-AMI standard. This work wants to overcome some of
the limitations of the latter approach.
First, we treat the general case of multiport transceivers
connected by coupled channels, allowing for a seamless mod-
eling and simulation of both differential and common-mode
waveforms. Second, we propose a novel expansion of the
transient responses in terms of a hierarchical set of multilevel
transient basis functions. This expansion is motivated by the
special form that the pre-emphasis circuitry embedded in the
driver induces in the transient responses, which may present
long-term memory effects due to the slow dynamics of the
corresponding digital filter blocks. These effects may induce
a different shape in the elementary waveforms accounting
for elementary switching, depending on how many succes-
sive switching events precede each transmitted bit. This phe-
nomenon may be hard to model within the IBIS-AMI frame-
work, which is based on weighted precursors and postcursors
that are just rescaled versions of the same elementary pulse.
The proposed signal representation overcomes this limitation
through successive hierarchical refinements that converge to
the reference responses.
The proposed formulation is based on linearity assumptions,
so that superposition holds. This enables frequency-domain
(FFT) or time-domain (recursive convolution) approaches to
compute transient responses. We adopt the former frequency-
domain approach, which naturally plugs into the existing
IBIS-AMI framework by suitably extending its scope and
applicability.
II. MODELING MULTIPORT TRANSCEIVERS
For the sake of illustration and without loss of generality, the
following discussion is entirely based on differential drivers,
since receivers can be seen as a simpler particular case. With
reference to Fig. 1, we propose the following model structure
𝒊(𝑡) = 𝑮𝒗(𝑡) + 𝒋(𝑡) + 𝒈(𝒗(𝑡)) (1)
where 𝒊 = [𝑖1, 𝑖2]𝑇 and 𝒗 = [𝑣1, 𝑣2]𝑇 are the (single-ended)
port variables1. The (constant) conductance matrix 𝑮 and the
dynamical (LTI, Linear Time-Invariant) submodel 𝒈 account
for the static and the dynamic behavior of the port currents, re-
spectively. The time-varying source term 𝒋(𝑡) = [𝑗1(𝑡), 𝑗2(𝑡)]𝑇
represents the switching activity of the driver (voltage 𝑣𝑖𝑛(𝑡)
in Fig. 1) as a time-varying analog waveform.
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Fig. 1. Typical structure of a differential driver with its relevant port variables.
The above structure can be seen as a particular case of both
state-of-the-art two-piece modeling formats known as IBIS and
Mpilog [1], [4]. In fact, the latter Mpilog structure reads
𝒊(𝑡) = 𝒘𝐻(𝑡)𝑭𝐻(𝒗(𝑡)) +𝒘𝐿(𝑡)𝑭𝐿(𝒗(𝑡)) (2)
where 𝑭 𝜈 with 𝜈 ∈ {𝐻,𝐿} are nonlinear dynamical multivari-
ate relations accounting for the static and the dynamic behavior
of the driver in fixed logic states, and 𝒘𝜈 are time varying
switching functions. A similar structure holds for IBIS [1].
The proposed model structure (1) is easily derived from (2)
under the following assumptions:
∙ symmetrical switching weights, 𝒘𝐻(𝑡) = 1−𝒘𝐿(𝑡);
∙ submodels 𝑭 𝜈 approximated as LTI blocks
𝑭 𝜈(𝒗) = 𝑮𝜈𝒗 + 𝑰𝜈 + 𝒈𝜈(𝒗), 𝜈 ∈ {𝐻,𝐿} (3)
1We adopt a voltage-current representation for simplicity, although other
port representations are possible. Indeed, in our implementation we adopt a
scattering (voltage) wave formulation for enhanced numerical stability.
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Fig. 2. Switching pattern of 𝑣𝑑(𝑡) = 𝑣1(𝑡)− 𝑣2(𝑡) with (blue) and without
(black) pre-emphasis for the example driver.
including both a linear multivariate static characteristic
(defined by conductance matrices 𝑮𝜈 and static bias
current vectors 𝑰𝜈), and a dynamic LTI submodel 𝒈𝜈
which approximates the device behavior in each fixed
logic state;
∙ the driver is symmetric in both its static part 𝑮𝐻 =
𝑮𝐿 = 𝑮 and its dynamic part 𝒈𝐻 = 𝒈𝐿 = 𝒈.
The various parameters of the model are estimated from a
set of Transistor-Level (TL) simulations [4]. First, the static
multivariate characteristics 𝑭 𝜈 are extracted by a set of double
DC sweeps, and the best linear approximations are obtained
by a least-squares fit obtaining 𝑮𝜈 and 𝑰𝜈 . Second, the
dynamic submodels 𝒈𝜈 are obtained through Time-Domain
Vector Fitting [5] applied to port waveforms obtained through
TL transient simulations. Finally, the switching sources 𝒋(𝑡)
are extracted from the computed current and voltage responses
of the driver switching on a given load. The switching term
𝒋(𝑡) plays in our framework the same role of the weighting
functions 𝒘𝜈(𝑡) in standard IBIS/Mpilog models, providing in
particular an effective behavioral representation of the driver
pre-emphasis blocks.
III. MODELING LONG-TERM MEMORY EFFECTS OF
PRE-EMPHASIS BLOCKS
The main motivation for the proposed approach is best
appreciated from Fig. 2, where the switching patterns of a
commercial 40-nm low-power driver (available as a transistor-
level encrypted netlist), with and without its (1-tap) pre-
emphasis activated. As expected, pre-emphasis boosts switch-
ing events. It can be noted that the maximum peak-to-peak
amplitude of the waveforms is obtained after a few successive
switchings, with a slow dynamic saturation effect. This effect
makes each individual switching front different from each
other, based on the number of preceding consecutive switching
events. Therefore, standard translation-invariant approaches
that construct transient waveforms and eye diagrams through
superposition of the same elementary pulse centered at mul-
tiple UIs do not seem to be adequate, since the shape of the
switching fronts is not translation-invariant.
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Fig. 3. Basis functions 𝜑(ℓ)𝑛,𝑢(𝑡) and 𝜑(ℓ)𝑛,𝑑(𝑡), for 𝑛 = 1 and ℓ = {0, 1, 2}.
Our solution to accurately represent switching fronts that
are bit-pattern-dependent involves expansion of the driver
source terms 𝜉𝑛(𝑡) = 𝑗𝑛(𝑡) − 𝑗𝑛(0) as the following sparse
hierarchical superposition
𝜉𝑛(𝑡) =
𝐿∑
ℓ=0
[ ∑
𝑘∈Ω(ℓ)𝑛,𝑢
𝜑(ℓ)𝑛,𝑢(𝑡−𝑘𝑇𝐵)+
∑
𝑘∈Ω(ℓ)𝑛,𝑑
𝜑
(ℓ)
𝑛,𝑑(𝑡−𝑘𝑇𝐵)
]
(4)
where 𝑛 = 1, 2 are the components of the source vector
in (1), 𝑇𝐵 is the bit time (UI), 𝑢, 𝑑 denote, respectively,
’01’ and ’10’ transitions, and 𝐿 is the maximum number of
hierarchical levels (usually 3-4 levels are sufficient). At each
level ℓ, the index sets Ω(ℓ)𝑛,𝜈 locate the switching events of type
𝜈 = {𝑢, 𝑑} that are immediately followed by at least ℓ consec-
utive switchings. The corresponding basis functions 𝜑(ℓ)𝑛,𝜈(𝑡) at
each level ℓ characterize the incremental correction that must
be applied to the waveform accounting for all lower levels up
to ℓ − 1 in order to account for the difference in switching
behavior due to the presence of the additional consecutive ℓ-
th switching. The amplitude of such basis functions decreases
with ℓ, as depicted in Fig. 3.
For any realistic switching pattern, the size of the index sets
Ω
(ℓ)
𝑛,𝜈 decreases when increasing ℓ, since the probability of oc-
currence of consecutive ℓ switching events decreases. Note that
these index sets are determined by a digital preprocessing of
the logic bit sequence and they are exact. The basis functions
𝜑
(ℓ)
𝑛,𝜈(𝑡) are estimated from training signals designed to include
all combinations of the required switching patterns. Isolated
switchings are processed first to derive 𝜑(0)𝑛,𝜈(𝑡). The corre-
sponding approximate signals are reconstructed, subtracted
from the training signals, and double switching events are
processed to extract 𝜑(1)𝑛,𝜈(𝑡). The procedure is then iterated
until all required levels have been extracted.
IV. COMPLETE CHANNEL SIMULATION AND RESULTS
Consider now the simulation of a coupled channel termi-
nated by differential (multiport) driver and receiver modeled
Fig. 4. Received voltages computed through superposition of increasing
hierarchical levels (top) and error (bottom).
as discussed above (the receiver is modeled as the driver
but removing the time-varying sources). Due to the linearity
of all submodels, the global transfer functions between the
source terms 𝜉𝑛(𝑡) and the desired output (voltage) waveform
𝜂𝑚(𝑡) = 𝑣𝑚(𝑡)− 𝑣𝑚(0) can be obtained in frequency domain
as 𝐻𝑚𝑛(𝑗𝜔). The latter is obtained by suitably cascading
driver, channel and receiver frequency responses. A standard
FFT processing is then applied to compute the transient
responses at the receiver due to the individual basis functions
𝜑
(ℓ)
𝑛,𝑢(𝑡) and 𝜑(ℓ)𝑛,𝑑(𝑡). We denote these responses as 𝜓
(ℓ)
𝑚𝑛,𝑢(𝑡)
and 𝜓(ℓ)𝑚𝑛,𝑑(𝑡), which in turn are used to express the received
voltages as
𝜂𝑚𝑛(𝑡) =
𝐿∑
ℓ=0
[ ∑
𝑘∈Ω(ℓ)𝑛,𝑢
𝜓(ℓ)𝑚𝑛,𝑢(𝑡−𝑘𝑇𝐵)+
∑
𝑘∈Ω(ℓ)𝑛,𝑑
𝜓
(ℓ)
𝑚𝑛,𝑑(𝑡−𝑘𝑇𝐵)
]
(5)
This expression is identical to (4) but uses different (known)
basis functions. In particular, it inherits sparsity due to the
hierarchical multilevel expansion.
Figure 4 shows the received voltages at the end of a coupled
lossy channel driven by the driver of Fig. 2 with pre-emphasis
enabled, obtained by successive superposition of increasing
levels. It is noted that when only level ℓ = 0 is included, only
isolated switching events are correctly represented. Including
also level ℓ = 1 provides an accurate representation of any pair
of bits that are consecutively switching. Adding more levels
leads to convergence for all possible switching sequences.
The received waveforms (5) are readily converted into eye
diagrams. Thanks to linearity, common approaches for inclu-
sion of deterministic and random jitter, as well as crosstalk,
can be used in a post-processing phase, as in standard IBIS-
AMI flows. An example (including jtter and crosstalk) is
reported in Fig. 5. This example was obtained by processing
a PRBS-31 pattern of one million bits. Our prototypal non-
optimized MATLAB implementation returned this result in 29
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Fig. 5. Eye diagram obtained by processing a 106 bit PRBS-31 pattern.
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Fig. 6. Received differential (top) and common-mode (bottom) voltages,
computed by different models.
seconds using a standard laptop (Intel Core i7-7500U CPU @
2.70 GHz, 16.0 GB RAM).
The improvements that our approach may provide with
respect to IBIS-AMI standard models are documented in
Fig. 6, which compares the received voltage computed using
the true TL model to the proposed solution and to the solution
obtained by a standard IBIS-AMI model (for which there is
no common-mode voltage prediction).
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